Penn Engineers Pave Way for Chip Components that Could Serve as Both RAM and ROM

New materials may also enable entirely new paradigms for individual chip components and their overall design. One long-promised advance is the ferroelectric field-effect transistor, or FE-FET. Such devices could switch states rapidly enough to perform computation, but also be able to hold those states without being powered, enabling them to function as long-term memory storage. Serving double duty as both RAM and ROM, FE-FET devices would make chips more space efficient and powerful.

The hurdle for making practical FE-FET devices has always been in manufacturing; the materials that best exhibit the necessary ferroelectric effect aren’t compatible with techniques for mass-producing silicon components due the high-temperature requirements of the ferroelectric materials.

Nano Letters – Post-CMOS Compatible Aluminum Scandium Nitride/2D Channel Ferroelectric Field-Effect-Transistor Memory by Xiwen Liu, Dixiong Wang, Kwan-Ho Kim, Keshava Katti, Jeffrey Zheng, Pariasadat Musavigharavi, Jinshui Miao, Eric A. Stach, Roy H. Olsson III and Deep Jariwala, 21 April 2021,
DOI: 10.1021/acs.nanolett.0c05051

Recent advances in oxide ferroelectric (FE) materials have rejuvenated the field of low-power, nonvolatile memories and made FE memories a commercial reality. Despite these advances, progress on commercial FE-RAM based on lead zirconium titanate has stalled due to process challenges. The recent discovery of ferroelectricity in scandium-doped aluminum nitride (AlScN) presents new opportunities for direct memory integration with logic transistors due to the low temperature of AlScN deposition (approximately 350 °C), making it compatible with back end of the line integration on silicon logic. Here, we present a FE-FET device composed of an FE-AlScN dielectric layer integrated with a two-dimensional MoS2 channel. Our devices show an ON/OFF ratio of ∼106, concurrent with a normalized memory window of 0.3 V/nm. The devices also demonstrate stable memory states up to 104 cycles and state retention up to 105 s. Our results suggest that the FE-AlScN/2D combination is ideal for embedded memory and memory-based computing architectures.

Brian Wang is a Futurist Thought Leader and a popular Science blogger with 1 million readers per month. His blog is ranked #1 Science News Blog. It covers many disruptive technology and trends including Space, Robotics, Artificial Intelligence, Medicine, Anti-aging Biotechnology, and Nanotechnology.

Known for identifying cutting edge technologies, he is currently a Co-Founder of a startup and fundraiser for high potential early-stage companies. He is the Head of Research for Allocations for deep technology investments and an Angel Investor at Space Angels.

A frequent speaker at corporations, he has been a TEDx speaker, a Singularity University speaker and guest at numerous interviews for radio and podcasts.  He is open to public speaking and advising engagements.

1 thought on “Penn Engineers Pave Way for Chip Components that Could Serve as Both RAM and ROM”

  1. But if we can write to it without a special instrument, it isn't Read Only Memory…

    In practice, retaining a state for 105 seconds is impressive given the time scales of normal dynamic RAM, but it is still far from being able to work as permanent storage similarly to Flash RAM.

Comments are closed.